Digital timing macromodeling for VLSI design verification - Kong, Jeong-Taek, 1959- (The Kluwer international series in engineering and computer science ;, 1995)