|
|
|
|
| LEADER |
00808nam a2200217uu 4500 |
| 008 |
s2003 a |||||||||| ||eng|d |
| 020 |
|
|
|a 1402076525
|
| 035 |
|
|
|a HR-ZaFER 38673
|
| 040 |
|
|
|a HR-ZaFER
|b hrv
|c HR-ZaFER
|
| 041 |
|
|
|a eng
|
| 080 |
|
|
|a 621.3.049.77
|h MEHANIČKA GRAĐA. STRUKTURA MATERIJALA I KOMPONENTI
|j MIKROELEKTRONIKA. INTEGRIRANI STRUJNI KRUGOVI
|e 621.3.049.7
|9 289
|
| 100 |
1 |
|
|9 32790
|a Radecka, Katarzyna
|
| 245 |
|
|
|a Verification by error modeling :
|b USING TESTING TECHNIQUES IN HARDWARE VERIFICATION.
|
| 250 |
|
|
|a 1. izd.
|
| 260 |
|
|
|b Kluwer Academic Publishers,
|c 2003.
|
| 300 |
|
|
|a xiv, 216 str. :
|b ilustr. ;
|c 25 cm.
|
| 490 |
|
|
|a Frontiers in Electronic Testing / Kluwer Academic Publishers.
|
| 700 |
|
|
|9 32791
|a Zilic, Zeljko
|4 aut
|
| 942 |
|
|
|b BKS
|c K
|
| 990 |
|
|
|a 33861
|
| 999 |
|
|
|c 34237
|d 34237
|
