Timing analysis and optimization of sequential circuits

Timing Analysis and Optimization of Sequential Circuits describes CAD algorithms for analyzing and optimizing the timing behavior of sequential circuits with special reference to performance parameters such as power and area. A unified approach to performance analysis and optimization of sequential...

Full description

Permalink: http://skupni.nsk.hr/Record/fer.KOHA-OAI-FER:40628/Details
Glavni autor: Maheshwari, Naresh, 1970- (-)
Ostali autori: Sapatnekar, Sachin S., 1967- (-)
Vrsta građe: Knjiga
Jezik: eng
Impresum: Boston, Mass. : Kluwer Academic, c1999.
Predmet:
LEADER 02075mam a2200301 a 4500
005 20130713153803.0
008 980819s1999 maua b 001 0 eng
010 |a  98042471 //r98 
020 |a 0792383214 (alk. paper) 
035 |a (OCoLC)ocm39739773 
040 |a DLC  |c DLC  |d OrLoB-B  |b hrv  |e ppiak 
050 0 0 |a TK7874.75  |b .M35 1999 
082 0 0 |a 621.39/5  |2 21 
100 1 |a Maheshwari, Naresh,  |d 1970- 
245 1 0 |a Timing analysis and optimization of sequential circuits /  |c Nareah Maheshwari, Sachin S. Sapatnekar. 
260 |a Boston, Mass. :  |b Kluwer Academic,  |c c1999. 
300 |a xv, 190 p. :  |b ill. ;  |c 24 cm. 
504 |a Includes bibliographical references (p. [171]-188) and index. 
505 0 0 |g 1.  |t Introduction --  |g 2.  |t Timing Analysis of Sequential Circuits --  |g 3.  |t Clock Skew Optimization --  |g 4.  |t The Basics of Retiming --  |g 5.  |t Minarea Retiming --  |g 6.  |t Retiming Control Logic --  |g 7.  |t Miscellaneous Issues in Retiming --  |g 8.  |t Conclusion. 
520 |a Timing Analysis and Optimization of Sequential Circuits describes CAD algorithms for analyzing and optimizing the timing behavior of sequential circuits with special reference to performance parameters such as power and area. A unified approach to performance analysis and optimization of sequential circuits is presented. The state of the art in timing analysis and optimization techniques are described for circuits using edge-triggered or level-sensitive memory elements. 
520 8 |a Specific emphasis is placed on two methods that are true sequential timing optimizations techniques: retiming and clock skew optimization. Timing Analysis and Optimization of Sequential Circuits is written for graduate students, researchers and professionals in the area of CAD for VLSI and VLSI circuit design. 
650 0 |a Integrated circuits  |x Very large scale integration  |x Design and construction  |x Data processing. 
650 0 |a Computer-aided design. 
650 0 |a Time-series analysis  |x Data processing. 
700 1 |a Sapatnekar, Sachin S.,  |d 1967- 
900 |a AUTH  |b TOC 
942 |2 udc  |c K 
999 |c 40628  |d 40628